國防科學技術大學計算機學院 410073
摘要:提出了一種基于時序等價性檢查技術的組合邏輯單元系統級可靠性分析理論和方法,并基于VIS 系統下用 C 語言實現了原型工具。實驗結果表明本方法可以成功篩選出邏輯電路中的敏感點,為后續優化設計提供指導。
關鍵字:軟錯誤;可靠性分析;邏輯電路
Soft Error Reliability Evaluation of Combinational Logic Element
Sun Jin-Yin Li Tun
Department of Computer Science and Technology, National University of Defense Technology, Chang sha 410073
Abstract: A sequential equivalence checking based approach for system level soft error reliability evaluations proposed. It’s prototype tool is accomplished in C language on the VIS system. Experimental results show that our approach can select soft error vulnerable spots, it is useful for the optimal design.
參考文獻
[1] Shivakumar P, kistler M, Keckler, S W, Buger D, Alvisi L. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic[C]. International Conference on Dependable Systems and Networks. Washington : IEEE Computer Society, 2002:389-398.
[2] 朱丹. 基于時序等價性檢查的電路軟錯誤系統級可靠性分析方法研究[D].長沙:國防科學技術大學,2010.
[3] H. Asadi and M. B. Tahoori. "Soft Error Modeling and Protection for Sequential Elements[C]. Proc. of IEEE Symposium on Defect and Fault Tolerance (DFT) in VLSI Systems, pp. 463-471, October 2005.
[4] P. Dodd. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics[C]. IEEE Transactions on Nuclear Science, Vol. 50, No. 3, pp. 583-602, June 2003.
[5] Huang S Y,Cheng K-T.Formal equivalence checking and design debugging[M]. Dordrecht:Kluwer Academic Publishers,1998:99.
[6] Somenzi F.Binary Decision Diagrams[J].Calculational System Design,NATO Science Series F, IOS Press, 1999(173):303~366.
[7] Prasad M, Biere A, Gupta A. A Survey of Revent Advances in SAT-based Formal Verification [J]. Software Tools for Technology Transfer, 2005, 7(2):156~173.
[8] Sheeran M, Singh S, Stalmarck G. Checking Safety Properties Using Induction and a SAT Solver [C]. International Conference on Formal Methods in Computer-Aided Design. LNCS 1954, New York: Springer-Verlag, 2000:108~125.
作者簡介:孫金銀(1984—),男,碩士,主要研究領域為電路容錯與可靠性。李暾(1974-),男,博士,副教授,主要研究領域為形式化技術,并行模擬,微處理器驗證,電子 CAD 等。